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We suggest a possible realization of a solid-state memory capacitive (memcapacitive) system.
Our approach relies on the slow polarization rate of a medium between plates of a regular capacitor.
To achieve this goal, we consider a multi-layer structure embedded in a capacitor. The multi-
layer structure is formed by metallic layers separated by an insulator so that non-linear electronic
transport (tunneling) between the layers can occur. The suggested memcapacitor shows hysteretic
charge-voltage and capacitance-voltage curves, and both negative and diverging capacitance within
certain ranges of the field. This proposal can be easily realized experimentally, and indicates the
possibility of information storage in memcapacitive devices.
I. INTRODUCTION
A recent experimental demonstration of a nanoscale
memory-resistor (memristor for short)1 has sparked nu-
merous investigations in the area of materials and sys-
tems that show history-dependence in their current-
voltage characteristics2–7. This has also led to the re-
cent proposal and theoretical investigation of memca-
pacitors and meminductors, namely capacitors and in-
ductors whose capacitance and inductance, respectively,
depends on the past states through which the system has
evolved8. Together with the memristor, the whole class
of these memory-circuit elements promises new and unex-
plored functionalities in electronics, and the combination
of these memory devices with their “standard” counter-
part may find application in disparate areas of science
and technology, including the study of neuromorphic cir-
cuits to simulate biological processes9. In this paper, we
focus only on memcapacitors.
Various systems are known to exhibit memcapacitive
behavior including vanadium dioxide metamaterials4,
nanoscale capacitors with interface traps or embedded
nanocrystals10–13, and elastic capacitors14,15. As antici-
pated in Ref. 8, memcapacitive effects may also accom-
pany memristive effects in nanostructures, since in many
of them the morphology of conducting regions changes
in time1. Moreover, memcapacitors can be simulated by
electronic circuits16. However, the number of experimen-
tally identified memcapacitive systems is still very lim-
ited. In addition, it would be of great importance to
identify a mamcapacitive system that can be fabricated
relatively easily, and is flexible enough to cover a wide
range of capacitances.
Here, we suggest a possible realization of such a sys-
tem based on the slow polarization of a medium between
a regular capacitor plates. There are several physical
mechanisms that can potentially provide a slowly polar-
izable medium. Examples include tunneling, activated
drift of charged vacancies/impurities, slow ion penetra-
tion through a membrane, etc. In this paper, we will
consider the tunneling mechanism and discuss a solid-
state memcapacitive system consisting of metal layers
embedded into a parallel-plate capacitor as schemati-
cally shown in Fig. 1. In this realization, the inter-
nal metal layers, together with the insulator material,
form a “metamaterial” characterized by a long polariza-
tion/depolarization time. The application of an external
voltage to the capacitor leads to a charge redistribution
between the embedded metal layers. The tunneling cur-
rent between the layers depends almost exponentially on
the applied voltage. This feature is important for the
operation of our suggested device allowing for the “writ-
ing” of information (in the form of medium polarization)
with high-voltage pulses, and “holding” such information
when low/zero voltages are applied. The resulting mem-
capacitor exhibits not only hysteretic charge-voltage and
capacitance-voltage curves but also both negative and
diverging capacitance within certain ranges of the field.
Due to its simplicity and unusual capacitance features
we thus expect it to find use in both logic and memory
applications.
This paper is organized as follows. Sec. II describes the
theoretical framework used to simulate solid-state mem-
capacitors. Numerical simulations for the case of ac and
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FIG. 1: General scheme of a solid-state memcapacitor. A
metamaterial medium consisting of N metal layers embedded
into an insulator is inserted between the plates of a “regular”
capacitor. It is assumed that the electron transfer between
external plates of the capacitor (with charge ±q) and internal
metal layers (with charges Qk) is negligible. Therefore, the
internal charges Qk can only be redistributed between the
internal layers creating a medium polarization.
2pulsed applied voltages are presented in Sec. III and IV,
respectively. An equivalent circuit model is given in Sec.
V. Finally, Sec. VI presents our conclusions.
II. MODEL
Quite generally, a circuit element with memory (mem-
ristor, memcapacitor or meminductor) is defined by the
relations8
y(t) = g (x, u, t)u(t) (1)
x˙ = f (x, u, t) (2)
where u(t) and y(t) are any two input and output vari-
ables (i.e., current, charge, voltage, or flux), g is a gener-
alized response, x is a set of n state variables describing
the internal state of the system, and f is a continuous
n-dimensional vector function. In this paper we will be
concerned with only memcapacitors. Therefore, using
Eqs. (1, 2), we define a charge-controlled memcapacitive
system by the equations
VC(t) = C
−1 (x, q, t) q(t) (3)
x˙ = f (x, q, t) (4)
where q(t) is the charge on the capacitor at time t, VC(t)
is the applied voltage, and C is the memcapacitance,
which depends on the state of the system and can vary
in time. Below, we identify the internal state variables
of the solid-state memcapacitor shown in Fig. 1 and
demonstrate that such memcapacitor is indeed described
by Eqs. (3,4).
Let us then consider the system schematically shown
in Fig. 1 consisting of N layers of metallic regions sepa-
rated by an insulating material. This multi-layer system,
of thickness δ, is embedded into a standard parallel-plate
capacitor. For convenience, although this is not neces-
sary, we assume that the insulating material in between
the embedded metallic layers is the same as the one of
the regular capacitor. We also assume that our memca-
pacitor is designed in such a way that there is no electron
exchange between the external plates and those embed-
ded. This can be achieved by selecting an appropriate
separation between the internal metal layers and the ca-
pacitor plates and/or by using an insulating material be-
tween the external capacitor plates and the embedded
ones that generates a higher potential barrier. Therefore,
in what follows, we assume that the tunneling only oc-
curs between the internal metallic layers. Consequently,
the total internal charge is always zero:
∑N
k=1 Qk(t) = 0,
where Qk(t) is the charge on the internal metal layers at
time t.
The operation of the polarization-based memcapacitor
relies on the redistribution of the internal charges Qk
between the embedded layers caused by the electric field
due to the charge q on the capacitor plates. Polarization
of the metamaterial results in an internal electric field
between the layers that is opposite to the electric field
due to the plate charges. Therefore, for a given amount
of plate charge, the internal charges tend to decrease the
plate voltage or, equivalently, to increase the capacitance.
Let us then calculate the internal charge distribution
and consequent capacitance. A charged plane creates a
uniform electric field in the direction perpendicular to the
plane with a magnitude E = σ/(2ε0εr), where σ = q/S
is the surface (of area S) charge density, ε0 is the vacuum
permittivity, and εr is the relative dielectric constant of
the insulating material. Using this expression, we find
that, in the structure shown in Fig. 1, the external plate
voltage is given by,
VC = 2dEq + δE1 + [δ − 2δ1]E2 + [δ − 2 (δ1 + δ2)]E3 +
+ ...+ [δ − 2 (δ1 + ...+ δk−1)]Ek...− δEN , (5)
where Eq = q/(2Sε0εr) is the electric field due to the
charge q at the external plate and Ek = Qk/(2Sε0εr) is
the electric field due to the charge Qk at the k-th embed-
ded metal layer. Eq. (5) can also be written as follows
VC =
q
C0
[
1 + ∆
Q1
2q
+ (∆− 2∆1) Q2
2q
+ ...+
+(∆− 2∆k−1) Qk
2q
...−∆QN
2q
]
, (6)
where ∆ = δ/d, ∆i =
∑i
j=1 δj/d for i = 1, 2, ..., N − 1,
∆0 = 0, and C0 = ε0εrS/d is the capacitance of the
system without internal metal layers. Therefore, the ca-
pacitance of the whole structure is
C =
q
VC
=
2C0
2 +
∑N
i=1 [∆− 2∆i−1] Qiq
. (7)
From this equation it is already clear that, unlike a
conventional capacitor, there may be instants of time in
which the denominator of Eq. (7) is zero while the nu-
merator is finite. This may happen when the internal
metal layers screen completely the external field, despite
the presence of a finite charge q on the external capac-
itor plates. At these times one would then expect di-
verging values of capacitance. In addition, Eq. (7) does
not enforce a positive capacitance. Indeed, as we will
show in the examples below, at certain instants of time
the internal metal layers may over-screen the external
field, resulting in a negative capacitance. It is interest-
ing to note that an hysteretic negative and diverging ca-
pacitance has been found also in ionic memcapacitors,
namely nanopore membranes in an ionic solution subject
to external time-dependent perturbations17. A negative
capacitance has been experimentally observed in differ-
ent solid-state systems18–20, but not accompanied by hys-
teretic and diverging values of capacitance.
In order to describe the dynamics of the internal
charges Qk, let us define Vk = −Ek,k+1δk as the volt-
age between k and k + 1 metal layers. The electric field
30.0 0.5 1.0 1.5
1E-6
1E-4
0.01
1
100
10000
j k
 (
A
/m
2
)
V
k
(V)
FIG. 2: Tunneling current density as a function of voltage
drop between two adjacent internal layers calculated using
the following values of parameters: U = 0.5eV, δk = 5nm,
and m = me, with me the electron mass. Inset: the energy
level scheme.
Ek,k+1 between two neighboring layers is obtained by
adding the electric fields due to charges at all layers and
at the external metal plates:
Ek,k+1 = −2Eq − E1 − E2...− Ek + Ek+1...+ EN =
=
−2q − (Q1 + ...+Qk) + (Qk+1 + ...+QN )
2Sε0εr
. (8)
The dynamics of the charge at a metal layer k is then
determined by the currents flowing to and from that
layer:
dQk
dt
= Ik−1,k − Ik,k+1, (9)
where Ik,k+1 is the tunneling electron current flowing
from layer k to layer k + 1 (note that for the top and
bottom layers (k = 1, N), there is only one term on the
right hand side of Eq. (9)). By considering the layer
chargesQk as state variables, we immediately notice that
Eq. (9) is similar to Eq. (4). This demonstrates that the
system under consideration is indeed a charge-controlled
memcapacitive system.
If U is the potential barrier height between two ad-
jacent metal layers (see inset of Fig. 2), the tunneling
current induced by the voltage difference Vk between the
two can be calculated using the following expressions21
Ik,k+1 =
S e
2pihδ2k
[(
U − eVk
2
)
exp
[
−4piδk
√
2m
h
√
U − eVk
2
]
−
(
U +
eVk
2
)
exp
[
−4piδk
√
2m
h
√
U +
eVk
2
]]
(10)
if eVk < U , and
Ik,k+1 =
S e3 V 2k
4pihUδ2k
[
exp
[
−4piδk
√
mU3/2
ehVk
]
−
(
1 +
2eVk
U
)
exp
[
−4piδk
√
mU3/2
ehVk
√
1 +
2eVk
U
]]
(11)
if eVk > U . In the above equations, h is the Planck con-
stant. The tunneling current density jk = Ik,k+1/S as
a function of voltage drop Vk is depicted in Fig. 2 for
two adjacent layers. A strong increase in current with
increase of Vk is clearly observed. This is an important
property for the operation of our suggested memcapaci-
tor.
III. AC VOLTAGE OPERATION
In this Section, we present results of numerical sim-
ulations obtained for the case of a sinusoidal voltage
V (t) = V0 sin(2pift) of amplitude V0 and frequency f
applied to a memcapacitor C connected in series with a
resistor R. Such a circuit is described by the equation
V (t) = R
dq
dt
+
q
C
, (12)
where, for C, we use Eq. (7). Eq. (12) is solved numeri-
cally together with Eq. (9) describing the internal charge
dynamics. Below, we present results of numerical simu-
lations for two different memcapacitor structures. In our
simulations, a small value of R = 1Ω is selected so that
the voltage drop on the resistor is negligible.
A. 2-layer memcapacitor
The simplest system exhibiting polarization memory is
a two-layer memcapacitor. In Fig. 3 we illustrate simula-
tion results of such a device. Starting at the zero-charge
state, the sinusoidal applied voltage induces electron tun-
neling between the internal metal layers resulting in non-
zeroQ1 and Q2. As it is shown in Fig. 3(a), positive half-
periods of V induce negative Q1 and positive Q2 charges.
In turn, these cause a screening electric field opposite to
the electric field of plate charges.
It is interesting that on the charge-voltage plot (Fig.
3(c)), q(VC) forms a non-pinched hysteresis loop. This is
a quite unusual feature of a memory device, especially, in
view of the fact that, at the present time, only memris-
tive devices exhibiting pinched hysteresis loops have been
observed experimentally. Physically, it is clear that when
an internal polarization in the memcapacitor is present
and the plate charge is zero (q = 0), the internal po-
larization creates a non-zero voltage drop on the device
VC 6= 0. Alternatively, this voltage drop can be compen-
sated by plate charges, but then we get VC = 0 at q 6= 0.
This explains why the curve does not pass through the
(0,0) point. The corresponding capacitance hysteresis is
shown in Fig. 3(d). As expected, we find both nega-
tive and diverging capacitance values. In the vicinity of
VC = 0, the capacitance changes from +∞ to −∞ at
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FIG. 3: Simulation of two-layer memcapacitor with symmetrically positioned internal layers. (a) The charge on internal metallic
layers and memcapacitor plates as a function of time t. (b) Voltage on memcapacitor, VC , as a function of time t. Charge-
voltage (c) and capacitance-voltage (d) plots. (e) Added/removed energy as a function of time t. These plots were obtained
using the parameter values V0 = 7.5V, f = 10kHz, d = 100nm, δ = 66.6nm, S = 10
−4m2, εr = 5, U = 0.33eV, R = 1Ω.
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FIG. 4: Charge-voltage plot at different applied voltage fre-
quencies f . The decrease of the hysteresis at higher frequen-
cies is a signature of memcapacitors8 . The calculation and
device parameters are as in Fig. 3.
both sweep directions. In Fig 3(d), these abrupt changes
appear as two coinciding vertical lines.
Next, we consider the added/removed energy to/from
the capacitor which is defined as
UC =
t∫
0
VC(τ)I(τ)dτ. (13)
From Fig. 3(e) it is clear that the present solid-state
memcapacitor operates as a dissipative device since the
amount of added energy is on average larger than the
amount of removed energy (resulting in positive values
of UC at all times). This occurs because the electron
tunneling between internal layers is accompanied by en-
ergy dissipated in thermalization processes due to the
different electrochemical potential energies of metal lay-
ers. In addition, in a real device we cannot exclude the
phenomenon of local heating that would also contribute
to dissipation of energy22.
In fact, the energy dissipation in electron transfer pro-
cesses or the usual energy dissipation in dielectric ma-
terials described by the imaginary part of the complex
permittivity can be used as an alternative to our ap-
proach. The heat released can drive a phase transition
in a material between the plates, such as transition from
crystalline to amorphous state and vice versa, accompa-
nied by a change in material’s permittivity. In this way,
the memcapacitor acquires a long-term memory based di-
rectly on the value of εr. The required material for this
purpose can be similar to chalcogenide glass, which can
be ”switched” between two states, crystalline or amor-
phous, with the application of heat, but possibly at a
lower phase transition temperature. The device opera-
tion protocol can then be based in applications of ac-
modulated voltage pulses whose amplitude, duration or
frequency can control the material’s state.
Finally, the frequency behavior of the charge-voltage
hysteresis loop is shown in Fig. 4. It is clearly seen that
the hysteresis shrinks at higher frequencies. This is a
typical behavior of memory devices8 related to the fact
that at high frequencies the internal degrees of freedom
of a memory device do not have enough time to respond
to the external perturbation. Similarly, with increasing
frequency, we have observed a decrease in capacitance
hysteresis as well as in the rate of energy dissipation.
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FIG. 5: Simulation of four-layer memcapacitor. (a) The charge on internal layers and memcapacitor plates as a function of
time t. (b) Voltage on memcapacitor VC as a function of time t. Charge-voltage (c) and capacitance-voltage (d) plots. (e)
Added/removed energy as a function of time t. These plots were obtained using the same parameter values as in Fig. 3. The
locations of internal layers are defined by parameters δ1 = 0.024δ, δ2 = δ3 = 0.488δ.
B. Multi-layer memcapacitor
The results obtained for multi-layer memcapacitors are
similar to the two-layer memcapacitor case. The only
interesting difference is that in the case of multi-layer
memcapacitors, a richer internal charge dynamics can be
observed. Charge dynamics is essentially determined by
the distance between the layers and the potential energy
barrier between adjacent layers. As a prototype of multi-
layer memcapacitor, we consider a four-layer memcapac-
itor.
In our particular example two additional internal lay-
ers (2-nd and 3-rd) were inserted between the two layers
of the two-layer memcapacitor. The layers’ positions are
specified in the caption of Fig. 5: layer 2 is positioned
close to layer 1, while layer 3 is placed in between layers
2 and 4. As a result, the electron tunneling current can
be high between 1-st and 2-nd layers which is reflected in
high amplitudes of Q1 and Q2. Concerning the charge on
the third layer, it is essentially close to zero. We explain
it by a tendency of maximum charge separation in these
types of devices. Fig. 5 displays our simulation results
for this case. One can also see that the capacitance hys-
teresis and the added/removed energy (Fig. 5 (d) and
(e), respectively) are similar to those of the two-layer
memcapacitor as shown in Fig. 3.
IV. RETRIEVING THE MEMCAPACITOR
STATE
At this point, an important question is how one can
read the memcapacitor state. Here, we demonstrate that
the most simple way to do it is by using a single voltage
pulse. Small amplitude or short voltage pulses are not
suitable for this purpose as they do not change the charge
distribution on the internal layers considerably. There-
fore, the measured value of capacitance, using small am-
plitude or short pulses, would always be equal to C0, the
capacitance in the absence of the internal metal layers.
It is thus important to ensure that the applied pulse has
a large enough amplitude and is sufficiently long. Con-
sequently, the device state will be altered by the pulse.
However, since the initial state is read by this measure-
ment, this state can be, in principle, restored.
Fig. 6 illustrates the reading of the internal layer po-
larization in a two-layer memcapacitor. Quite generally,
we start with a memcapacitor having a certain internal
polarization and assume that at the initial moment of
time the voltage drop on the memcapacitor is zero. Al-
though this is not a steady state of the device (at t→∞
and VC = 0 we expect q,Qk → 0), the memcapacitor can
stay in such a state sufficiently long since the tunneling
current is exponentially suppressed at low internal fields.
Our idea is to apply a single voltage pulse to the device
and monitor the amount of charge needed to make VC
close to the applied voltage V . This amount of charge
∆q, as we show, depends on the device state.
In our particular calculations, we consider two cases
characterized by a different initial polarization. When
Q1 is negative at t = 0 (Fig. 6(a)), the applied volt-
age pulse does not significantly change the device state
(Q1, Q2) and the amount of charge ∆q added to the
plates is small (hence the capacitance is low). In the op-
posite case, when Q1 is positive at t = 0 (Fig. 6(b)),
much larger charge should be transferred to the capac-
itor plates since “re-programming” of the internal state
is required. Therefore, this measurement would monitor
a higher value of capacitance. We emphasize that the
measured capacitance value is determined by both the
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system state and by the voltage probe. For the same
system state but different probes (for example, pulses of
different polarity but of same magnitude) the measured
value of capacitance may be different.
V. EQUIVALENT CIRCUIT MODEL
In this Section, we suggest an equivalent circuit model
of the solid-state memcapacitor discussed above. This
correspondence is very useful in circuit simulators, or in
the realization of electronic circuits to reproduce memca-
pacitive features. The main idea behind the circuit model
is to represent each insulator spacing between adjacent
metal layers (including capacitor plates) by a separate ca-
pacitor and to use non-linear resistors in order to mimic
the electron tunneling between the layers and energy loss
in the thermalization processes accompanying the tunnel-
ing. The top and bottom surfaces of each internal layer
are considered as plates of adjacent circuit model’s capac-
itors while the metallic material of the layer itself plays
the role of the conductor connecting these capacitors.
Fig. 7(a) shows the equivalent circuit of a two-layer
memcapacitor. The circuit is composed by three capac-
itors connected in series. The capacitor in the middle
is connected in parallel to a non-linear resistor (see Fig.
7(a)). The parameters of capacitors are determined by
the usual parallel plate capacitor expression and related
C q
(a)
1
C Q
R
n
C
2
q
=
1
R
n
2 R
n
3 R
n
N-1 R
n
N(b)
C1 C1C2 C3 CN-1 CN
FIG. 7: (a) Equivalent circuit model of two-layer memca-
pacitor. Here, C1 and C2 are usual capacitors and R
n is
a non-linear resistor. It is assumed that the internal layers
are symmetrically embedded into the device. Otherwise, the
capacitance values of all capacitors would be different. (b)
Equivalent circuit model of N-layer memcapacitor.
to the parameters of memcapacitor in the following way:
C1 =
ε0εr S
(d− δ)/2 =
2C0
1−∆ ,
C2 =
ε0εr S
δ
=
C0
∆
.
Next, we demonstrate the equivalence of the equations
describing the circuit model and those of the memcapac-
itor. The circuit shown in Fig. 7(a) is described by the
following two equations
VC =
2q
C1
+
Q′
C2
(14)
dq
dt
=
dQ′
dt
+ IR, (15)
where the first equation is for the total voltage drop and
the second equation is the Kirchhoff’s law for the cur-
rents. Here, IR stands for the current through the non-
linear resistor which depends on the voltage drop on C2
(equal to Q′/C2 with Q
′ the charge on capacitor C2).
Solving Eqs. (14,15) for the total capacitance we ob-
tain
C =
q
VC
=
C1 C2
2C2 + C1
Q′
q
=
C0
1 + ∆Q
′
−q
q
, (16)
d (Q′ − q)
dt
= −IR. (17)
In order to relate Eqs. (16,17) to the memcapacitor
equations from Sec. II, we note that the sum of charges
at the bottom plate of C1 (equal to −q) and at the top
plate of C2 (equal to Q
′, see Fig. 7(a)) is equal to Q1,
that is the charge at the first layer of memcapacitor, i.e.,
Q1 = Q
′ − q. One then immediately notices that Eq.
(16) and Eq. (7) (for the case of two layers) are exactly
the same; Eq. (17) and Eq. (9) are also the same. This
7proofs the complete equivalence between memcapacitor’s
and circuit model’s equations.
The extension of the circuit model to an N -layer mem-
capacitor is straightforward: N − 1 different capacitors
and non-linear resistors must be introduced between the
external capacitors C1. Fig. 7(b) shows the equivalent
circuit model of an N -layer memcapacitor. Another in-
teresting model extension can be achieved if a memristive
dielectric material (e.g., VO2 films
5) is used instead of the
usual dielectric in the device. Then, in the equivalent cir-
cuit model, the role of non-linear resistors will be played
by memristors.
VI. CONCLUSION
In conclusion, we have suggested and analyzed a solid-
state memcapacitor made of a multi-layer structure em-
bedded in a capacitor. The resulting system has note-
worthy features, such a frequency-dependent hysteresis
under an ac-voltage, diverging and negative capacitance.
These feature emerge due to the slow polarizability of the
internal multi-layer structure as a consequence of electron
tunneling between the internal metal layers. This gives
rise to both complete screening of the field due to the ex-
ternal metal plates - giving rise to diverging capacitances
- and over-screening of the same field leading to negative
capacitances. Clearly, when combined to an external cir-
cuit with finite capacitance, the capacitance divergencies
of our proposed solid-state capacitor would be cut off by
the external circuit. Nonetheless, both the information
stored in this memcapacitor in a continuous fashion (ana-
log operation) and its negative capacitance in a certain
range of the external field, may find useful applications
in electronics. In particular, we have suggested a simple
way to read the information stored in the capacitor by
using appropriate single pulses.
We have also shown the equivalent circuit model for
this memcapacitor based on a combination of regular ca-
pacitors and non-linear resistors. This analogy could be
useful both in actual calculations with circuit simulators,
or in experiments with electronic circuits to reproduce
memcapacitive features. Finally, it is worth stressing
that the memcapacitor presented in this work can be eas-
ily fabricated by growing a metamaterial of several metal-
lic layers separated by an insulator (e.g., an oxide) in be-
tween the metallic plates of a regular capacitor. Since
only “standard” materials (as opposed to ferroelectrics)
are used, the suggested memcapacitor should also show
high reliability. Several modifications of the suggested
structure are possible, such as suggested in the text use
of phase change or memristive materials as well as e.g.
use of nano-size metal beads instead of metal layers. We
thus hope this work will motive experimental research in
this direction.
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